Course documentation (errata): Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
Line 6: | Line 6: | ||
! scope="col" | Slide # | ! scope="col" | Slide # | ||
! scope="col" | Original text | ! scope="col" | Original text | ||
! scope="col" | Replace | ! scope="col" | Replace / add /modify | ||
|- | |- | ||
| 42 | | 42 | ||
Line 13: | Line 13: | ||
| | | | ||
ISO/IEC 11801:2017 | Replace: ISO/IEC 11801:2017 | ||
|- | |- | ||
| 44 | | 44 | ||
| | | - | ||
| | | Modify: the pair connected to pins 7 and 8 in both codes, is pair 4, not pair 3 | ||
|- | |- | ||
| 45 | | 45 | ||
Line 25: | Line 25: | ||
| | | | ||
IEC 61935-1:2019 Edition 5 | Replace: IEC 61935-1:2019 Edition 5 | ||
|- | |||
| 45 | |||
| | |||
- | |||
| | |||
Add: Level VI, up to Class I & II (2 GHz) | |||
|- | |||
| 56 | |||
| | |||
Approved as a part of TIA 568.2-D | |||
| | |||
Replace: Approved as a part of TIA 568.2-D and ISO/IEC 14763-4:2021 | |||
|} | |} | ||
| | ||
=== Module VERSIVFO === | |||
<none> | |||
| |||
=== Module VERSIVOTDR === | |||
<none> |
Revision as of 18:32, 29 September 2021
Module VERSIVCU
Slide # | Original text | Replace / add /modify |
---|---|---|
42 |
ISO/IEC 11801:2011 Edition 2.2 |
Replace: ISO/IEC 11801:2017 |
44 | - | Modify: the pair connected to pins 7 and 8 in both codes, is pair 4, not pair 3 |
45 |
IEC 61935-1 Edition 4 |
Replace: IEC 61935-1:2019 Edition 5 |
45 |
- |
Add: Level VI, up to Class I & II (2 GHz) |
56 |
Approved as a part of TIA 568.2-D |
Replace: Approved as a part of TIA 568.2-D and ISO/IEC 14763-4:2021 |
Module VERSIVFO
<none>
Module VERSIVOTDR
<none>